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Circuit for precision simulation of a capacitive Josephson junction
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A circuit is described which functions as a precision electronic analog of a resistively shunted,
capacitive Josephson junction. This design offers significant improvements over earlier simulators,
particularly because no analog switches are required, and also because high performance op-amps
have been matched to the demands of the circuit. The junction analog is used to generate I-V curves,
and to model the dynamics when an abrupt bias pulse is applied. The simulator is shown to be very
accurate when tested against numerical solutions for the same systems. © 2007 American Institute
of Physics. DOI: 10.1063/1.2727434
I. INTRODUCTION
The history of the Josephson junction now stretches back
through four decades. Of all the practical applications of Jo-
sephson junctions, probably the superconducting quantum
interference device magnetometer has had the most wide-
spread and significant impact. Early on, there was consider-
able interest in the possibility of building a superconducting
computer based on the ultrafast switching properties of Jo-
sephson devices. Nowadays there is a renewed focus on su-
perconducting computing with proposals to implement qu-
bits in the form of Josephson circuits.1 Another topic of
current interest centers on the switching of a junction out of
the zero voltage state via resonant activation from the shal-
low effective potential well associated with a fixed bias cur-
rent just below the critical value.2
The development of superconducting circuits has tradi-
tionally relied heavily on computer simulations that generate
numerical solutions of the differential equations which gov-
ern each specific system. The earliest nondigital approach
utilized a commercial analog computer,3 a total of 48 opera-
tional amplifiers were required in the patching scheme.
From the outset there were proposals to model Joseph-
son junctions with analog circuits specifically designed to
mimic the junction dynamics. That is to say, the time depen-
dent voltages appearing in the circuits obeyed differential
equations which were isomorphic to those describing the su-
perconducting circuit containing one or more Josephson de-
vices. Such an approach constitutes a fundamental alterna-
tive to the digital computer modeling route. Electronic
analogs of this type are, in reality, nondigital computers de-
signed to simulate a particular physical system.
Over the years, there have been a number of such analog
simulations, beginning with Hamilton’s 1972 design which
used type 741 op-amps and MC1494 multipliers as the build-
ing blocks.4–16 One class of simulator was based on the as-
sociation of the phase across a Josephson junction with the
difference between the outputs of two oscillators, one a ref-
erence oscillator and the other a voltage-controlled oscillator
VCO. In some of these designs,10,11,16 the voltage-
controlled oscillator function was performed by a type 555
integrated circuit, whereas Henry et al.12 employed the
AD537 voltage-to-frequency converter. Low pass filters were
employed to extract the analog of the Josephson sine term.
A different class of simulator, typified by Refs. 7 and 9,
has no reference oscillator, but is based instead on a classic
voltage integrator followed by a precision triangle-to-sine
conversion subcircuit. A design for the feedback VCO14 was
employed in an earlier investigation of Josephson junctions
in superconducting loops.15 That circuit was used subse-
quently to study the characteristics of a junction coupled to a
transmission line17 and of a pair of junctions coupled by a
transmission line.18 Similar to the design of Magerlein, it
required analog switches an MC14053 multiplexer was
used to flip the polarity of the integrator input whenever a
maximum or minimum was reached.
In this paper, a significantly improved design for a Jo-
sephson junction analog is described. It entirely avoids the
need for integrated circuit switches with their attendant noise
and speed problems and, furthermore, it utilizes high perfor-
mance op-amps to additionally minimize noise and improve
bandwidth. There are relatively few components and no criti-
cal adjustments are required. This circuit thus goes beyond
the usual role of simulators as demonstration apparatus and
becomes, because of its stability and accuracy, a tool for
quantitative research investigations of such time dependent
phenomena as noise driven and resonant activation from the
potential wells associated with biased Josephson
junctions.19,20 Early on, Werthamer3 aptly noted the particu-
lar benefit of the analog approach: System parameters can be
continuously varied by “turning a knob” and the results ap-
pear immediately. Thus as a package, an analog simulator
together with an oscilloscope with data saving capabilities
and an arbitrary function generator becomes a powerful in-
teractive experimental system.
II. CIRCUIT DESIGN
The simulation circuit is depicted in Fig. 1. Component
values were: R=3.98 K, C=1 F, RC=12.5 K, and Rb
=4.07 K. Summing the currents at the inverting input of the
op-amp gives
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VCOout
RC
+
VJJ
R
+
dQC
dt
= −
Vb
Rb
, 1
where the op-amp output voltage is denoted as VJJ, and Vb is
an applied bias. But QC=CVJJ and therefore
VCOout
RC
+
VJJ
R
+ C
dVJJ
dt
= −
Vb
Rb
. 2
The VCO subcircuit, discussed in detail below, implements
the input-output relationship
VCOout =  sin2k VCOindt . 3
Here, VCOin=VJJ. Defining a phase variable
 = 2k VJJdt . 4
Equation 2 can be expressed as
¨ +
1
R
 RC
2kC
˙ + sin  = −
VbRC
Rb
, 5
where overdots indicate derivatives with respect to normal-
ized time t*= t /, with
 = CRC/2k . 6
An analogous equation governs the superconducting phase
across a current biased finite capacitance Josephson junction
¨ +
1
Q
˙ + sin  =
Ib
IC
, 7
where time has been scaled to the reciprocal of the Josephson
plasma frequency P=2eIC /C and Q=RJ2eICC / with
junction resistance RJ, capacitance C, critical current IC, and
bias Ib. Comparing Eqs. 5 and 7, it is apparent that
Q = R2kC
RC
. 8
Note that the equivalent of a positive bias on a junction
right-hand side of Eq. 7 is produced in the analog circuit
by a negative applied voltage Vb right-hand side of Eq. 5.
Also observe that Q can be set with resistor R without chang-
ing either the time scaling or the relative bias.
A. VCO design
The heart of the simulator is the voltage controlled os-
cillator, shown in Fig. 2. The central element of the VCO is
amplifier A3 which is a standard analog integrator. Opera-
tional amplifiers A1 and A2 are configured as noninverting
Schmitt triggers21 which are characterized by hysteresis: The
op-amp output will stay high until the input drops below a
threshold VTL, at which point the output rapidly switches to
its maximum negative value. Once this switching has taken
place, the output can only return to its maximum positive
value when the input rises above an upper threshold VTH.
The difference VTH−VTL is the hysteresis. The resistors in
the A1 configuration set VTH=−VTL=0.003VH where VH
	10 V is determined by the back-to-back 1N960 9.1 V
Zener diode limiter.21 The switching thresholds are thus
about ±30 mV. Note that the limiter output of close to ±10 V
means that M1, an AD632 multiplier with an internal divide-
by-ten, effectively counteracts the effect of negative polarity
VCO inputs.
The resistors in the A2 configuration set VTH=−VTL
=0.122VH where VH	7.5 V is determined by the back-to-
back 1N754 6.8 V Zener diode limiter. The switching
thresholds here are thus about ±0.92 V. In essence, the inte-
grator will alternate between positive going segments and
negative going segments, switching from one to the other
each time its amplitude reaches the threshold for Schmitt A2
±0.92 V.
Suppose a design objective is to produce a VCO with a
response of 1000 Hz/V. For one volt dc at the VCO input,
the integrator will receive 0.1	7.5 from M2, where the first
factor accounts for the internal ÷10 of the AD632 multiplier.
The integrator output will be a linear ramp which must take
0.5 ms to cover the voltage interval between the trip levels
set by Schmitt A2, namely 2	0.92; so the slope of the ramp
must be 3680 V/s. This can be achieved if 0.75	 RC−1
equals 3680, and so, for example, one could choose C
=0.01 F and R=20 K as shown in the schematic. Hence for
any dc voltage at the VCO input, a triangle wave will be
generated with amplitude ±0.92 V and a conversion factor of
1000 Hz/V.
Figure 2b gives the schematic of the triangle-to-sine
converter. Op-amp A4 is a simple buffer; A5 is an inverting
amplifier which permits adjustments to the triangle wave am-
plitude being passed to the six diode wave shaper. A final
amplifying stage, A6, sets the VCO sinewave output ampli-
tude.
III. PERFORMANCE
In Ref. 7 the alternating reversals of integrator output
required to generate the desired triangle wave were accom-
plished with an integrated circuit analog switch DG303,
while in Refs 14, 15, 17, and 18 the VCO employed an
MC14053 for a similar purpose. As can be seen in Fig. 2, the
design presented here has no analog switches—the Schmitt
triggers provide the equivalent functions while avoiding the
necessity for digital addressing of switches as well as pos-
sible noise artifacts. A second important feature of this de-
sign is the choice of type OP27 operational amplifiers, which
FIG. 1. Schematic of a Josephson junction electronic analog based on an
op-amp and a voltage controlled oscillator VCO.
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are rated as low noise, high speed devices. All of the circuits
already cited employed either type 741 or, in the case of
Refs. 7 and 9, type TL081, 082, 083 op amps. The OP27 is a
sort of “super” 741 offering a much higher performance in a
package that is, with the exception of external offset connec-
tions, pin compatible with the 741. As a comparison, the
OP27 has a maximum input offset voltage of 25 V, about
one hundred times smaller than either the TL08x series or the
741. Similarly, the maximum input bias current for the OP27
is specified as ±40 nA, about one-tenth of the figure for the
741. The slew rate for the OP27 is given as 2.8 V/s, five
times that of a 741. The AD632 four quadrant multiplier is
also a premium component, classified as a low error, low
noise chip.
Real time output data VJJt were recorded on a Tek-
tronix TDS 2022 digital storage oscilloscope. Bias signals
Vbt were produced by a Tektronix AFG 3101 arbitrary
function generator. When simple dc voltages were required, a
Xantrex XDL35–5TP digital power supply was used.
It was possible to isolate the VCO subcircuit for the
purpose of calibration. Three trimpots are indicated on the
schematic: One is used to set the conversion factor k, another
optimizes the input magnitude to the diode sine converter,
and the final trimpot adjusts the sinewave output amplitude
.
A number of dc input voltages were applied and the
resulting VCO frequency was read from the oscilloscope.
These data are plotted in Fig. 3. The slope of the linear fit
yields a conversion factor for the VCO of k=987.6 Hz/V.
The action of the triangle-to-sine converter subcircuit is
illustrated by Fig. 4. It is imperative that the VCO produce as
high fidelity a sine wave as possible since the sine term plays
a key role in the governing Eq. 5. The purity of the sine
output depends sensitively on the amplitude of the incoming
FIG. 2. Schematic of the voltage con-
trolled oscillator VCO. a Main por-
tion that generates a triangle wave
whose frequency depends on the input
voltage. b Triangle-to-sine converter.
The op-amps are Analog Devices type
OP27; M1 and M2 are four quadrant
multipliers type AD632. The diodes in
the sine converter are 1N914.
FIG. 3. Calibration of the VCO. From the slope, the conversion factor k is
found to be 987.6 Hz/V.
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triangle wave. It was found that an effective way to optimize
the sine wave was to adjust the triangle amplitude via the
trimpot on the input of A5 while observing a real time Fast
Fourier Transform FFT display of the diode array output on
the digital oscilloscope. The “best” setting minimizes all har-
monics except the fundamental, thus reducing distortion. A
sample FFT spectrum, plotted from oscilloscope data, is
shown in Fig. 5. Clearly all harmonics are exceedingly small.
The classical signature of a Josephson junction is its bias
current versus time-averaged voltage characteristic. For an
underdamped junction finite capacitance the I-V character-
istic is hysteretic. To observe the counterpart of this on the
electronic simulator, a negative bias voltage Vb must be
applied and the time-average of the output VJJ evaluated.
This averaging was performed directly by the digital oscillo-
scope. Because of the anticipated hysteresis, Vb must first be
taken up in steps, then reduced downward in steps. The ex-
perimental results are shown in Fig. 6. The critical bias volt-
age can be predicted from Eq. 5; it is
Vbc = −
Rb
RC
, 9
which, using the nominal resistance values stated earlier,
gives −0.326 V. The experimentally observed value is very
close to this: −0.331 V. The transition to the running state
was very sharp, and the uncertainty in the value of Vbc was
only ±1 mV. The measured bias at the lower switchback was
0.153 V, also ±1 mV, giving a precise value for the hyster-
esis parameter of 0.153 / 0.331=0.462.
With the nominal component values stated, one would
anticipate from Eq. 8 that Q=2.80. Numerical solutions of
Eq. 7 obtained with a fourth-order Runge-Kutta algorithm
were used to search for a value for Q that resulted in a
hysteresis parameter which matched the simulator result of
0.462. The best choice is shown in Fig. 7. This closest agree-
ment happened for Q=2.66, consistent with the anticipated
value. It is worth noting that although the various resistance
and capacitance values are not usually known with a high
precision, the hysteresis parameter is determined quite accu-
rately from the experiment, and thus a very good value of Q
can be inferred from the data.
Time averaging, as when simulating I-V characteristics,
has the potential for masking subtle but sometimes important
temporal details. More stringent tests involve transient phe-
nomena, as will now be illustrated. To begin, it is useful to
invoke the well-known fact that an equation such as Eq. 5
can be interpreted as describing the dissipative motion of a
“particle” on a tilted washboard potential of the form
U = − 
 VbVbc + cos  . 10
Without an external bias, the potential is just an inverted
cosine as indicated in Fig. 8, and the particle would reside in
FIG. 4. Oscilloscope data showing the action of the six diode sine converter.
FIG. 5. FFT spectrum taken from the TDS 2022 oscilloscope showing of
the spectral content of the output from the six diode sine converter when the
input triangle wave amplitude is optimized. The fundamental in this case is
at 500 Hz.
FIG. 6. Hysteretic characteristic from the electronic analog oscilloscope
data. The vertical scale indicates only the magnitude of the applied bias
voltage. This response is equivalent to the dc I-V characteristic of a Joseph-
son junction.
FIG. 7. Hysteresis curve from the numerical solution of Eq. 7 with Q
=2.66.
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the minimum at =0. If the bias is increased slowly, the
washboard tilts, with the wells becoming progressively shal-
lower, as depicted in the figure. When a critical bias is
reached, the well becomes flat and the particle can slip out,
bumping down the washboard. However, if the bias is in-
creased more abruptly, then it is possible for an impulsive
reaction to cause the particle to escape from the well
prematurely—that is, when the bias is still somewhat less
than the critical value. The details of this sort of early escape
will clearly depend sensitively on the rate at which the tilting
is imposed.
As an example of this phenomenon, a bias pulse was
applied to the analog simulator, as depicted in Fig. 9. The
pulse amplitude was chosen to be 0.300 V, less than the
critical value of 0.331 V, but because the onset is rather
sudden 1 ms rise and fall times, the junction just manages
to switch to a running state. Looking at the figure, this can be
visualized as an initial impulsive kick delivered on the lead-
ing edge of the bias pulse, followed by a slowing of the
particle as it rises toward the lip of the potential well. If the
kick is sufficient, as in this illustration, the particle has
enough momentum to carry it over the lip at around 10 ms,
after which it bounces down the washboard. When the bias
pulse is switched off, the oscillations cease and a damped
plasma oscillation is seen. Turning off the bias is analogous
to restoring the potential to an untilted condition, as in the
upper part of Fig. 8.
This experiment can be compared to numerical simula-
tions by solving Eq. 7 with Q=2.66 and a correspondingly
chosen bias pulse. The result is shown in Fig. 10. The precise
agreement with the electronic analog is quite evident.
The time scales deserve a comment. Because of the nor-
malizing in Eq. 6, the natural frequency, without dissipa-
tion, is just 0=1. For the electronic circuit, from Eq. 5, the
natural frequency would also be one, but that equation has
rescaled time, with units =CRC /2k, which for the com-
ponent values used here is =1.42 ms. A precise calibration
can be obtained by comparing the oscillation periods for
equivalent running states in numerical solutions and in the
circuit output from scope data when each is given the same
normalized bias at some level slightly larger than the critical
value, such as 1.200. When this was completed, the time
calibration was found to be =1.304 ms. Therefore, the
range of the horizontal axis in Fig. 10 50 time units corre-
sponds to 65 ms in the experimental record of Fig. 9. Again,
the agreement between numerical and electronic simulations
is very close. Because of the normalization in Eqs. 5 and
7, a plasma oscillation would have a period 2. In simula-
tor time, this period would be 2	1.304=8.19 ms. The
damped plasma oscillations in Fig. 9 are in good agreement
with this number.
To summarize, the simulator is fully characterized by
three quantities: , Q, and Vbc. These may be evaluated from
known component values using Eqs. 6, 8, and 9. When
component values are not known with sufficient accuracy,
the following experimental procedures will yield more pre-
cise results. For Vbc, simply measure the bias voltage which
triggers a running solution. For Q, measure the hysteresis
parameter and then seek a match to a numerical solution. For
, measure the period of a free running state and compare it
with numerical solutions. Once calibrated, there is no further
need of digital computations, and the simulator then can be
used to study system dynamics under various bias input
waveforms.
IV. DISCUSSION
The objective in designing this electronic analog of a
Josephson junction was to realize unprecedented accuracy
FIG. 8. Washboard potential according to Eq. 10 with no applied bias
upper curve and an applied bias which is 90% of critical lower curve.
FIG. 9. Simulator output oscilloscope data when a bias pulse dashed is
applied. This pulse does not quite reach the critical value of 0.331 V, but
oscillations are nevertheless triggered.
FIG. 10. Numerical simulation results for Q=2.66 showing the response of
a junction to a bias pulse dashed with equivalent parameters to compare
with the experimental data shown in Fig. 9.
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and low intrinsic noise. It is evident from the data reported
that the circuit, in combination with a digital oscilloscope
and arbitrary function generator, constitutes a precise system
for analog computation. The benefit of this electronic ap-
proach over conventional numerical simulation is, primarily,
real time interactivity. Once accuracy is assured through
careful design, the analog system affords a means of rapidly
assessing system dynamics with the extra, and significant,
benefit of user involvement. The interplay between user in-
put and system response offers an enormous potential advan-
tage in exploring the behavior of such complex physical sys-
tems. The precision and stability achieved in this simulator
could, for example, facilitate future studies of resonant or
noise activation from effective potential wells in Josephson
devices.
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